HTML datasheet archive (search documentation on electronic components) Search datasheet (1.687.043 components)
Search field

Datasheet: X24164PI (Xicor Inc.)

Serial E2PROM

 

Download: PDF   ZIP
Xicor Inc.

Document Outline

X24164
1
Serial E
2
PROM
DESCRIPTION
The X24164 is a CMOS 16,384 bit serial E
2
PROM,
internally organized 2048 x 8. The X24164 features a
serial interface and software protocol allowing operation
on a simple two wire bus.
Three device select inputs (S
0
S
2
) allow up to eight
devices to share a common two wire bus.
Xicor E
2
PROMs are designed and tested for applica-
tions requiring extended endurance. Inherent data re-
tention is greater than 100 years.
FEATURES
2.7V to 5.5V Power Supply
Low Power CMOS
--Active Read Current Less Than 1 mA
--Active Write Current Less Than 3 mA
--Standby Current Less Than 50
A
Internally Organized 2048 x 8
2 Wire Serial Interface
--Bidirectional Data Transfer Protocol
Sixteen Byte Page Write Mode
--Minimizes Total Write Time Per Byte
Self Timed Write Cycle
--Typical Write Cycle Time of 5 ms
High Reliability
--Endurance: 100,000 Cycles
--Data Retention: 100 Years
Pin and Function Compatible with X24C16
8-Pin Plastic DIP and 8-Lead SOIC Packages
16K
X24164
2048 x 8 Bit
3846 FHD F01
Preliminary Information
FUNCTIONAL DIAGRAM
START
STOP
LOGIC
CONTROL
LOGIC
SLAVE ADDRESS
REGISTER
+COMPARATOR
H.V. GENERATION
TIMING
& CONTROL
WORD
ADDRESS
COUNTER
XDEC
YDEC
DOUT
ACK
E
2
PROM
128 X 128
DATA REGISTER
START CYCLE
(8) VCC
R/W
PIN
(4) VSS
(5) SDA
(6) SCL
(3) S2
(2) S1
(1) S0
DOUT
LOAD
INC
CK
8
3846-1.2 7/30/96 T0/C1/D1 SH
Xicor, 1991 Patents Pending
Characteristics subject to change without notice
X24164
2
PIN CONFIGURATION
PIN DESCRIPTIONS
Serial Clock (SCL)
The SCL input is used to clock all data into and out of the
device.
Serial Data (SDA)
SDA is a bidirectional pin used to transfer data into and
out of the device. It is an open drain output and may be
wire-ORed with any number of open drain or open
collector outputs.
An open drain output requires the use of a pull-up
resistor. For selecting typical values, refer to the Pull-Up
Resistor selection graph at the end of this data sheet.
Device Select (S
0
,
S
1
, S
2
)
The device select inputs (S
0
,
S
1
, S
2
) are used to set the
second, third and fourth bits of the 8 bit slave address.
This allows up to eight X24164's to share a common
bus. These inputs can be static or actively driven. If used
statically they must be tied to V
SS
or V
CC
as appropriate.
If actively driven, they must be driven to V
SS
or V
CC
. To
be compatible with the X24C16 these pins must all be
tied to V
SS
.
Pin Names
Symbol
Description
S
0
S
2
Device Select Inputs
SDA
Serial Data
SCL
Serial Clock
TEST
Hold at V
SS
V
SS
Ground
V
CC
Supply Voltage
3846 PGM T01
3846 FHD F02
DIP/SOIC
VCC
TEST
SCL
SDA
S0
S1
S2
VSS
1
2
3
4
8
7
6
5
X24164
X24164
3
Clock and Data Conventions
Data states on the SDA line can change only during SCL
LOW. SDA state changes during SCL HIGH are re-
served for indicating start and stop conditions. Refer to
Figures 1 and 2.
Start Condition
All commands are preceded by the start condition,
which is a HIGH to LOW transition of SDA when SCL is
HIGH. The X24164 continuously monitors the SDA and
SCL lines for the start condition and will not respond to
any command until this condition has been met.
DEVICE OPERATION
The X24164 supports a bidirectional bus oriented proto-
col. The protocol defines any device that sends data onto
the bus as a transmitter, and the receiving device as the
receiver. The device controlling the transfer is a master
and the device being controlled is the slave. The master
will always initiate data transfers, and provide the clock for
both transmit and receive operations. Therefore, the
X24164 will be considered a slave in all applications.
Figure 1. Data Validity
3846 FHD F07
Notes: (5) Typical values are for T
A
= 25
C and nominal supply voltage (5V)
(6) t
WR
is the minimum cycle time from the system perspective when polling techniques are not used. It is the maximum time the
device requires to perform the internal write operation.
SCL
SDA
DATA STABLE
DATA
CHANGE
Figure 2. Definition of Start and Stop
3846 FHD F08
SCL
SDA
START BIT
STOP BIT
X24164
4
Stop Condition
All communications must be terminated by a stop con-
dition, which is a LOW to HIGH transition of SDA when
SCL is HIGH. The stop condition is also used to place
the device into the standby power mode after a read
sequence. A stop condition can only be issued after the
transmitting device has released the bus.
Acknowledge
Acknowledge is a software convention used to indicate
successful data transfer. The transmitting device, either
master or slave, will release the bus after transmitting
eight bits. During the ninth clock cycle the receiver will
pull the SDA line LOW to acknowledge that it received
the eight bits of data. Refer to Figure 3.
The X24164 will respond with an acknowledge after
recognition of a start condition and its slave address. If
both the device and a write operation have been se-
lected, the X24164 will respond with an acknowledge
after the receipt of each subsequent eight bit word.
In the read mode the X24164 will transmit eight bits of
data, release the SDA line and monitor the line for an
acknowledge. If an acknowledge is detected and no
stop condition is generated by the master, the X24164
will continue to transmit data. If an acknowledge is not
detected, the X24164 will terminate further data trans-
missions. The master must then issue a stop condition
to return the X24164 to the standby power mode and
place the device into a known state.
Figure 3. Acknowledge Response From Receiver
3846 FHD F09
SCL FROM
MASTER
DATA
OUTPUT
FROM
TRANSMITTER
1
8
9
DATA
OUTPUT
FROM
RECEIVER
START
ACKNOWLEDGE
X24164
5
DEVICE ADDRESSING
Following a start condition the master must output the
address of the slave it is accessing. The most significant
bit of the slave is a one (see Figure 4). The next three bits
are the device select bits. A system could have up to
eight X24164's on the bus. The eight addresses are
defined by the state of the S
0
,
S
1
, and S
2
inputs. S
1
of the
slave address must be the inverse of the
S
1
input pin.
The last bit of the slave address defines the operation to
be performed. When set to one a read operation is
selected, when set to zero a write operation is selected.
Following the start condition, the X24164 monitors the
SDA bus comparing the slave address being transmit-
ted with its slave address device type identifier. Upon a
correct compare the X24164 outputs an acknowledge
on the SDA line. Depending on the state of the R/
W
bit,
the X24164 will execute a read or write operation.
WRITE OPERATIONS
Byte Write
For a write operation, the X24164 requires a second
address field. This address field is the word address,
comprised of eight bits, providing access to any one of
2048 words in the array. Upon receipt of the word
address the X24164 responds with an acknowledge,
and awaits the next eight bits of data, again responding
with an acknowledge. The master then terminates the
transfer by generating a stop condition, at which time the
X24164 begins the internal write cycle to the nonvolatile
memory. While the internal write cycle is in progress the
X24164 inputs are disabled, and the device will not
respond to any requests from the master. Refer to
Figure 5 for the address, acknowledge and data transfer
sequence.
Figure 4. Slave Address
The next three bits of the slave address are an extension
of the array's address and are concatenated with the
eight bits of address in the word address field, providing
direct access to the whole 2048 x 8 array.
Figure 5. Byte Write
3846 FHD F10
3846 FHD F11
BUS ACTIVITY:
MASTER
SDA LINE
BUS ACTIVITY:
X24164
S
T
A
R
T
SLAVE
ADDRESS
S
S
T
O
P
P
A
C
K
A
C
K
A
C
K
WORD
ADDRESS
DATA
1
S2
A2
A1
A0
R/W
DEVICE
SELECT
S1
S0
HIGH
ORDER
WORD
ADDRESS
© 2019 • ICSheet
Contact form
Main page