HTML datasheet archive (search documentation on electronic components) Search datasheet (1.687.043 components)
Search field

Datasheet: IA80C152JA-PDW48I (InnovASIC, Inc.)

16.5MHz; 391.1mW Universal Communications Controller

 

Download: PDF   ZIP
InnovASIC, Inc.
Page 1 of 32
IA80C152
Preliminary Data Sheet
UNIVERSAL COMMUNICATIONS CONTROLLER
Copyright
2000
innov
ASIC
[_________The End of Obsolescence
TM
FEATURES
Form, Fit, and Function Compatible
with the Intel
80C152
Packaging options available
-
48 Pin Plastic or Ceramic DIP
-
68 Pin Plastic or Ceramic LCC
8051 Core with:
-
Direct Memory Access(DMA)
-
Global Serial Channel (GSC)
-
MCS
- 51 Compatible UART
-
Two Timers/Counters
-
Maskable Interrupts
Memory
-
256 Bytes Internal RAM
-
64K Bytes Program Memory
-
64K Bytes Data Memory
5 or 7 I/O Ports
Up to 16.5 MHz Clock Frequency
Two-Channel DMA With Multiple
Transfer Modes
GSC Provides Support for Multiple
Protocols
-
CSMA/CD
-
SDLC/HDLC
-
User Definable
Separate Transmit & Receive FIFOs
Special Protocol Features
-
Up to 2.0625 Mbps Serial
Operation
-
CSMA and SDLC Frame Formats
with CRC Checking
-
Manchester, NRZ, & NRZI Data
Encoding
-
Collision Detection & Resolution
in CSMA Mode
-
Selectable Full/Half Duplex
Figure 1 - 48 Pin DIP Pinout
(6)
(HLDn) P1.5
(1)
(GRXD) P1.0
(2)
(GTXD) P1.1
(3)
(DENn) P1.2
(4)
(TXCn) P1.3
(5)
(RXCn) P1.4
(7)
(HLDAn) P1.6
(8)
P1.7
(9)
RESETn
(10)
(RXD) P3.0
(11)
(TXD) P3.1
(12)
(INT0n) P3.2
(13)
(INT1n) P3.3
(14)
(T0) P3.4
48 Pin DIP
JA/JC
IA80152
(48)
VDD
(47)
(46)
(45)
(44)
(43)
(42)
(41)
(40)
P4.7
(39)
EA
(38)
ALE
(37)
PSENn
(36)
P2.7 (A15)
(35)
P2.6 (A14)
(20)
(A / D2) P0.2
(15)
(T1) P3.5
(16)
(WRn) P3.6
(17)
(RDn) P3.7
(18)
(A / D0) P0.0
(19)
(A / D1) P0.1
(21)
(A / D3) P0.3
(22)
XTAL2
(23)
XTAL1
(24)
Vss
(34)
(33)
(32)
(31)
(30)
(29)
(28)
(27)
(26)
(25)
P2.5 (A13)
P2.4 (A12)
P2.3 (A11)
P2.2 (A10)
P2.1 (A9)
P2.0 (A8)
P0.7 (A / D7)
P0.6 (A / D6)
P0.5 (A / D5)
P0.4 (A / D4)
P4.6
P4.5
P4.4
P4.3
P4.2
P4.1
P4.0
Page 2 of 32
IA80C152
Preliminary Data Sheet
UNIVERSAL COMMUNICATIONS CONTROLLER
Copyright
2000
innov
ASIC
[_________The End of Obsolescence
TM
Figure 2 - 68 Lead LCC Pinout - JA/JC Versions
Figure 3 - 68 Lead LCC Pinout - JB/JD Versions
68 Pin LCC
JA/JC
IA82510
(15)
(TXD) P3.1
(10)
(HLDAn) P1.6
(11)
P1.7
(12)
N.C.
(13)
RESETn
(14)
(RXD) P3.0
(16)
(INT0n) P3.2
(17)
N.C.
(18)
(INT1n) P3.3
(19)
(T0) P3.4
(20)
N.C.
(21)
N.C.
(22)
N.C.
(23)
(T1) P3.5
(24)
(WRn) P3.6
(25)
(RDn) P3.7
(26)
N.C.
(60)
P4.5
(59)
(58)
(57)
(56)
(55)
(54)
(53)
(52)
N.C.
(51)
N.C.
(50)
N.C.
(49)
N.C.
(48)
P2.7 (A15)
(47)
P2.6 (A14)
(46)
(45)
(44)
P2.5 (A13)
P2.4 (A12)
P2.3 (A11)
N.C.
PSENn
ALE
EA
N.C.
P4.7
P4.6
(32)
XTAL1
(27)
(A / D0) P0.0
(28)
(A / D1) P0.1
(29)
(A / D2) P0.2
(30)
(A / D3) P0.3
(31)
XTAL2
(33)
Vss
(34)
(A / D4) P0.4
(35)
(A / D5) P0.5
(36)
(A / D6) P0.6
(37)
(A / D7) P0.7
(38)
N.C.
(39)
N.C.
(40)
N.C.
(41)
(A8) P2.0
(42)
(A9) P2.1
(43)
(A10) P2.2
(9)
P1.5 (HLDn)
(8)
(7)
(6)
(5)
(4)
(3)
(2)
(1)
N.C.
(68)
N.C.
(67)
N.C.
(66)
N.C.
(65)
P4.0
(64)
P4.1
(63)
(62)
(61)
P4.2
P4.3
P4.4
VDD
Vss
P1.0 (GRXD)
P1.1 (GTXD)
P1.2 (DENn)
P1.3 (TXCn)
P1.4 (RXCn)
68 Pin LCC
JB/JD
IA82510
(15)
(TXD) P3.1
(10)
(HLDAn) P1.6
(11)
P1.7
(12)
EBEN
(13)
RESETn
(14)
(RXD) P3.0
(16)
(INT0n) P3.2
(17)
P5.0
(18)
(INT1n) P3.3
(19)
(T0) P3.4
(20)
P5.1
(21)
P5.2
(22)
P5.3
(23)
(T1) P3.5
(24)
(WRn) P3.6
(25)
(RDn) P3.7
(26)
N.C.
(60)
P4.5
(59)
(58)
(57)
(56)
(55)
(54)
(53)
(52)
P6.2
(51)
P6.7
(50)
P6.4
(49)
P5.7
(48)
P2.7 (A15)
(47)
P2.6 (A14)
(46)
(45)
(44)
P2.5 (A13)
P2.4 (A12)
P2.3 (A11)
EPSENn
PSENn
ALE
EA
P6.3
P4.7
P4.6
(32)
XTAL1
(27)
(A / D0) P0.0
(28)
(A / D1) P0.1
(29)
(A / D2) P0.2
(30)
(A / D3) P0.3
(31)
XTAL2
(33)
Vss
(34)
(A / D4) P0.4
(35)
(A / D5) P0.5
(36)
(A / D6) P0.6
(37)
(A / D7) P0.7
(38)
P5.4
(39)
P5.5
(40)
P5.6
(41)
(A8) P2.0
(42)
(A9) P2.1
(43)
(A10) P2.2
(9)
P1.5 (HLDn)
(8)
(7)
(6)
(5)
(4)
(3)
(2)
(1)
P6.6
(68)
P6.5
(67)
P6.0
(66)
P6.1
(65)
P4.0
(64)
P4.1
(63)
(62)
(61)
P4.2
P4.3
P4.4
VDD
Vss
P1.0 (GRXD)
P1.1 (GTXD)
P1.2 (DENn)
P1.3 (TXCn)
P1.4 (RXCn)
Page 3 of 32
IA80C152
Preliminary Data Sheet
UNIVERSAL COMMUNICATIONS CONTROLLER
Copyright
2000
innov
ASIC
[_________The End of Obsolescence
TM
The IA80C152 is a "plug-and-play" drop-in replacement for the original IC. innov
ASIC
produces
replacement ICs using its MILES
TM
, or Managed IC Lifetime Extension System, cloning technology.
This technology produces replacement ICs far more complex than "emulation" while ensuring they
are compatible with the original IC. MILES
TM
captures the design of a clone so it can be produced
even as silicon technology advances. MILES
TM
also verifies the clone against the original IC so that
even the "undocumented features" are duplicated. This data sheet documents all necessary
engineering information about the IA80C152 including functional and I/O descriptions, electrical
characteristics, and applicable timing.
INTEL is a registered trademark of Intel Corporation
DESCRIPTION
The IA80C152 is a Universal Communications Controller (UCC) that is pin-for-pin compatible
with the Intel
TM
80C152. This version of the UCC is a ROMless version. The ROM version is
identified as the 83C152 and can be easily derived from the 80C152 using a customer furnished
ROM program. The IA80C152 can be programmed with the same software development tools and
can transmit and receive using the same communication protocols as the Intel
TM
80C152 making the
IA80C152 a drop-in replacement. Table 1 below cross-references IA80C152 versions with
protocol, package, and I/O Port capability. Pinout diagrams are provided in figures 1, 2, and 3.
Table 1 - IC Version Differences
innov
ASIC
Part Number
CSMA/CD,
SDLC/HDLC,
User-Defined
5 I/O
Ports
7 I/O
Ports
48 Pin DIP
68 Lead LCC
IA80C152JA
IA80C152JB
IA80C152JC
IA80C152JD
The only difference between The innov
ASIC
80C152 and the Intel
TM
80C152 is that all protocols
are available in all IC versions. Originally, the Intel
TM
80C152 JC and JD versions were limited to
SDLC/HDLC only. Also, innov
ASIC
will support a ROM version (83152) in any of the JA, JB, JC,
or JD versions.
The IA80C152 is partitioned into three major functional units identified as the C8051, the Direct
Memory Access (DMA) Controller, and the Global Serial Channel (GSC). The C8051 is
implemented using a CAST, Inc. Intellectual Property (IP) core. This core is instruction set
compatible with the 80C51BH, and contains compatible peripherals including a UART interface
and timers. The special function registers (SFRs) and interrupts are modified from the original
8051BH to accommodate the additional DMA controller and GSC peripherals.
The DMA Controller is a 2 channel, 8-bit device that is 16-bit addressable. Either channel can
access any combination of reads and writes to external memory, internal memory, or the SFR's.
Various modes allow the DMA to access the UART, GSC, SFRs, and internal and external memory
as well as provide for external control. Since there is only 1 data/program memory bus, only one
DMA channel or the microcontroller can have control at any give time. Arbitration within the
device makes this control transparent to the programmer.
Page 4 of 32
IA80C152
Preliminary Data Sheet
UNIVERSAL COMMUNICATIONS CONTROLLER
Copyright
2000
innov
ASIC
[_________The End of Obsolescence
TM
The GSC is a serial interface that can be programmed to support CSMA/CD, SDLC, user definable
protocols, and limited HDLC. Protocol specific features are supported in hardware such as address
recognition, collision resolution, CRC generation and errors, automatic re-transmission, and
hardware acknowledge. The CSMA/CD protocol meets the requirements of ISO/IEC 8802-3 and
ANSI/IEEE Std 802.3 to the extent implemented in the original IC. The SDLC protocol meets
the requirements of IBM GA27-3093-04 to the extent implemented in the original IC.
Functional Block Diagram
Figure 4 shows the major functional blocks of the IA80C152. Each version of the IA80C152
function identically to each other with the exception of the 2 additional I/O ports (Port 5 and
Port 6) in the JB and JD versions.
Figure 4 - Functional Block Diagram
256x8 RAM
C8051
CPU
UART
DMA
GSC
Port 0
Port 1
Port 2
Port 4
Port 3
Port 5
Port 6
Interrupts
Timers
Control
Address/Data
Clock Gen.
& Timing
XTAL
Reset
Memory
Control
I/O for Memory, GSC, DMA, UART, Interrupts, Timers
= JB and JD Versions Only
Page 5 of 32
IA80C152
Preliminary Data Sheet
UNIVERSAL COMMUNICATIONS CONTROLLER
Copyright
2000
innov
ASIC
[_________The End of Obsolescence
TM
I/O Signal Description
Table 2 below describes the I/O characteristics for each signal on the IC. The signal names
correspond to the signal names on the pinout diagrams provided above. (!) Denotes active Low.
Table 2 - I/O Signal Descriptions
Signal Name
Description
!EA
External Access enable. Since there is no internal ROM in the
80C152, this signal has no function in the JA and JC versions. For
the JB and JD versions, controls program memory fetch locations.
!EPSEN
E-bus Program Store ENable. When EBEN is 1, this signal is the
read strobe for external program memory.
!PSEN
Program Store ENable. When EBEN is 0, this signal is the read
strobe for external program memory.
!RESET
Reset. When this signal is low for 3 machine cycles, the device is put
into reset. The GSC may continue transmitting after reset is applied.
An internal pull-up allow the use of an external capacitor to generate
a power-on reset.
ALE
Address Latch Enable. Latches the low-byte of external memory.
EBEN
E-Bus ENable. In conjunction with EA, EBEN designates program
memory fetches from either Port 0,2 or Port 5,6.
P0.0
P0.1
P0.2
P0.3
P0.4
P0.5
P0.6
P0.7
Port 0 - open drain 8-bit bi-directional port that bit addressable and
can drive up to 8 LS TTL inputs. The port signals can be used as
high impedance inputs.
This port also provides the low-byte of the multiplexed address and
data bus depending on the state of !EBEN.
P1.0 - GRXD, GSC Receive
P1.1 - GTXD, GSC Transmit
P1.2 - !DEN, Driver Enable
P1.3 - !TXC, External Transmit Clock
P1.4 - !RXC, External Receive Clock
P1.5 - !HLD, DMA Hold
P1.6 - !HLDA, DMA Hold Acknowledge
P1.7
Port 1 - 8-bit bi-directional port that is bit addressable. To use a port
signal as an input, write a 1 to the port location. Internal pull-ups pull
the input high and source current when the input is driven low. To
use a port signal as an output, a 1 or 0 written to the port location is
presented at the output.
Port signals in this port also serve as I/O for 80C152 functions.
These I/O signals are defined next to the port name.
P2.0
P2.1
P2.2
P2.3
P2.4
P2.5
P2.6
P2.7
Port 2 - 8-bit bi-directional port that is bit addressable. To use a port
signal as an input, write a 1 to the port location. Internal pull-ups pull
the input high and source current when the input is driven low. To
use a port signal as an output, a 1 or 0 written to the port location is
presented at the output.
This port also provides the high-byte of the multiplexed address and
data bus depending on the state of !EBEN.
P3.0 - RXD, UART Receive
P3.1 - TXD, UART Transmit
P3.2 - !INT0, External Interrupt 0
P3.3 - !INT1, External Interrupt 1
P3.4 - T0, Timer 0 External Input
P3.5 - T1, Timer 1 External Input
P3.6 - !WR, External Data Memory Write Strobe
P3.7 - !RD, External Data Memory Read Strobe
Port 3 - 8-bit bi-directional port that is bit addressable. To use a port
signal as an input, write a 1 to the port location. Internal pull-ups pull
the input high and source current when the input is driven low. To
use a port signal as an output, a 1 or 0 written to the port location is
presented at the output.
Port signals in this port also serve as I/O for 80C152 functions.
These I/O signals are defined next to the port name.
P4.0
P4.1
P4.2
Port 4 - 8-bit bi-directional port that is bit addressable. To use a port
signal as an input, write a 1 to the port location. Internal pull-ups pull
the input high and source current when the input is driven low. To
© 2017 • ICSheet
Contact form
Main page