HTML datasheet archive (search documentation on electronic components) Search datasheet (1.687.043 components)
Search field

Datasheet: FMOPCL/FMOECL (Frequency Management)

PECL Oscillators manufactures high quality Positive-referenced Emitter-Coupled Logic (pe...

 

Download: PDF   ZIP
 
FREQUENCY MANAGEMENT | INTERNATIONAL
15302 Bolsa Chica Street
Huntington Beach, CA 92649
ph (714) 373-8100 | fx (714) 373-8700
1-800-800-XTAL
[9825]
www.fmi-inc.com
NOTE: Waveforms & Test Circuits on pages 48, 49
Standard Specifications for product indicated in
color
A 0 to 70 C
B -20 to 70 C
C -40 to 85 C
D -10 to 50 C
E -10 to 60 C
F -30 to 60 C
J
0 to 50 C
X - Custom
Temp. Range
1 See Pin 1 Options
7 Vee (Case Ground)
8 Output
14 Vdd (Supply Voltage)
Parameter
PECL
Specification
ECL
SPECIFICATIONS
Pin Function
PIN FUNCTION TABLE
MARKING: See Page 57, Format G
Dimensions:
Inches
(mm)
34
FMOPCL
SERIES
FMOECL
+5.0, +3.3 or -5.2, Vdc
PECL & ECL Clock Oscillators
14 PIN DIP
ECL and PECL Voltage
Options
High Frequency Range
Low Noise
SMD Gull Wing Available
Frequency Range
30.0 160.0 MHz
Overall Frequency Tolerance
20 ppm to 100 ppm
(Inclusive of Operating Temp., Supply Voltage and Load)
Operating Temperature Range
0 to +70 C Std. (See Temp. Range Options)
Storage Temperature
-55 to +125 C
Supply Voltage (Vdd)
+5.0 Vdc (0.5 Vdc)
-5.2 Vdc (0.5Vdc)
+3.3 Vdc (0.3 Vdc)
(See Voltage Options)
Supply Current
70 mA max. (+5.0 Vdd)
70 mA max. (-5.2 Vdd)
60 mA max. (+3.3 Vdd)
Symmetry (Duty Cycle)
40/60% Std., 45/55% Avail. (See Spec. Options S)
Logic Type
PECL / ECL squarewave, 100K Compatible
Output Load*
330 ohms to Vee.
50 ohms to -2 Vcd., ref. to Vdd.
(See Test Circuits pg. 49)
Output "0" Level (VOL)
(Vdd - 1.60 Vdc) max.
-1.62 Vdc max.
Output "1" Level (VOH)
(Vdd - 1.02 Vdc) min.
-1.02 Vdc min.
Rise and Fall Time
2nS max.
Pin 1: No Connection (N)
Pin 1 Options
Pin 1: Complementary Output (C)
(See Spec Options N, C, T below
Pin 1: Tri-State (T)
and add option letter in part number)
Tri-State Enable Low Level, (VIL 1.60) Vdc Max.
Tri-State Disable High Level, (VIH 1.02) Vdc Min.
When oscillator is disabled, the ouput is in a low state (VOL).
Aging @ 25C
5ppm max first year
FULL SIZE 14 PIN DIP
FMO PCL A 00 A S/ N /C /T - XXX.XXXXXXM - CM
20 - 20 ppm
25 - 25 ppm
50 - 50 ppm
00 - 100 ppm
nn - Custom Value
S - Tight Symmetry (45/55%) Duty Cycle
N - Pin 1 No Connect (Std.)
C - Pin 1 Complimentary Output
T - Pin 1 Tri-State
Overall Freq. Tol.
Specification Options
Frequency (MHz)
PCL - PECL Osc.
ECL - ECL Osc.
Full-Size 8 Pin Dip
Product Family
GW- Gull Wing
PD - Parameter Data
CM - Custom Mark
BLANK - None Req'd.
Options
0.200
(5.08)
MAX.
0.022
(0.55)
0.815
(20.7)
MAX.
0.022
(0.56)
0.250
(6.35)
MAX.
Insulated
Stand-Offs
1
7
8
14
0.515
(13.08)
MAX.
0.600
(15.24)
0.300
(7.62)
*Other ECL and PECL Output Load and Pin Function configurations are available upon request.
A - PECL +5.0 Vdc (Vdd)
B - PECL +3.3 Vdc (Vdd)
E - ECL -5.2 (Vdd)
Input Voltage
All specifications subject to change without notice.
PART NUMBERING SYSTEM
05|issue1|100704
© 2020 • ICSheet
Contact form
Main page