HTML datasheet archive (search documentation on electronic components) Search datasheet (1.687.043 components)
Search field

Datasheet: AT17F040-30VJC (ATMEL Corporation)

FPGA CONFIGURATION FLASH MEMORY

 

Download: PDF   ZIP
ATMEL Corporation

Document Outline

Features
·
Programmable 4,194,304 x 1 and 8,388,608 x 1-bit Serial Memories Designed to Store
Configuration Programs for Field Programmable Gate Arrays (FPGAs)
·
3.3V Output Capability
·
5V Tolerant I/O Pins
·
Program Support using the Atmel ATDH2200E System or Industry Third Party
Programmers
·
In-System Programmable (ISP) via 2-wire Bus
·
Simple Interface to SRAM FPGAs
·
Compatible with Atmel AT40K and AT94K Devices, Altera
®
FLEX
®
, APEX
TM
Devices,
Lucent
®
ORCA
®
FPGAs, Xilinx
®
XC3000, XC4000, XC5200, Spartan
®
, Virtex
TM
FPGAs,
Motorola
®
MPA1000 FPGAs
·
Cascadable Read-back to Support Additional Configurations or Higher-density Arrays
·
Low-power CMOS FLASH Process
·
Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC
Packages), 20-lead PLCC, 44-lead PLCC and 44-lead TQFP Packages
·
Emulation of Atmel's AT24CXXX Serial EEPROMs
·
Low-power Standby Mode
·
Single Device Capable of Holding 4 Bit Stream Files Allowing Simple System
Reconfiguration
·
Fast Serial Download Speeds up to 33 MHz
·
Endurance: 5,000 Write Cycles Typical
·
LHF Package Available (Lead and Halide Free)
1.
Description
The AT17F Series of In-System Programmable Configuration PROMs (Configurators)
provide an easy-to-use, cost-effective configuration memory for Field Programmable
Gate Arrays. The AT17F Series device is packaged in the 8-lead LAP, 20-lead PLCC,
44-lead PLCC and 44-lead TQFP, see
Table 1-1
. The AT17F Series Configurator
uses a simple serial-access procedure to configure one or more FPGA devices.
The AT17F Series Configurators can be programmed with industry-standard program-
mers, Atmel's ATDH2200E Programming Kit or Atmel's ATDH2225 ISP Cable.
Table 1-1.
AT17F Series Packages
Package
AT17F040
AT17F080
8-lead LAP
Yes
Yes
20-lead PLCC
Yes
Yes
44-lead PLCC
­
Yes
44-lead TQFP
­
Yes
FPGA
Configuration
Flash Memory
AT17F040
AT17F080
3039I­CNFG­2/05
2
3039I­CNFG­2/05
AT17F040/080
2.
Pin Configuration
8-lead LAP
20-lead PLCC
20-lead PLCC (Virtex Pinout)
(1)(2)
Notes:
1. 20-lead PLCC (Virtex pinout) is only available in the AT17F040.
2. Virtex pinout is compatible with the XC17V and XC18V Series PROM.
8
7
6
5
1
2
3
4
DATA
CLK
RESET/OE
CE
VCC
SER_EN
CEO (A2)
GND
4
5
6
7
8
18
17
16
15
14
CLK
NC
RESET/OE
PAGESEL1
CE
NC
SER_EN
PAGE_EN
READY
CEO (A2)
3
2
1
20
19
9
10
11
12
13
NC
GND
PAGESEL0
NC
NC
NC
DATA
NC
VCC
NC
4
5
6
7
8
18
17
16
15
14
NC
NC
NC
NC
RESET/OE
SER_EN
NC
NC
READY
NC
3
2
1
20
19
9
10
11
12
13
NC
CE
GND
NC
CEO (A2)
CLK
NC
DATA
VCC
NC
3
3039I­CNFG­2/05
AT17F040/080
44 PLCC
44 TQFP
7
8
9
10
11
12
13
14
15
16
17
39
38
37
36
35
34
33
32
31
30
29
6
5
4
3
2
1
44
43
42
41
40
18
19
20
21
22
23
24
25
26
27
28
NC
RESET/OE
PAGESEL0
CE
NC
NC
GND
PAGESEL1
NC
CEO/A2
NC
NC
CLK
NC
NC
DATA
PAGE_EN
VCC
NC
NC
SER_EN
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
READY
1
2
3
4
5
6
7
8
9
10
11
33
32
31
30
29
28
27
26
25
24
23
44
43
42
41
40
39
38
37
36
35
34
12
13
14
15
16
17
18
19
20
21
22
NC
RESET/OE
PAGESEL0
CE
NC
NC
GND
PAGESEL1
NC
CEO(A2)
NC
NC
CLK
NC
NC
DATA
PAGE_EN
VCC
NC
NC
SER_EN
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
READY
4
3039I­CNFG­2/05
AT17F040/080
3.
Block Diagram
4.
Device Description
The control signals for the configuration memory device (CE, RESET/OE and CLK) interface
directly with the FPGA device control signals. All FPGA devices can control the entire configura-
tion process and retrieve data from the configuration device without requiring an external
intelligent controller.
The RESET/OE and CE pins control the tri-state buffer on the DATA output pin and enable the
address counter. When RESET/OE is driven Low, the configuration device resets its address
counter and tri-states its DATA pin. The CE pin also controls the output of the AT17F Series
Configurator. If CE is held High after the RESET/OE reset pulse, the counter is disabled and the
DATA output pin is tri-stated. When OE is subsequently driven High, the counter and the DATA
output pin are enabled. When RESET/OE is driven Low again, the address counter is reset and
the DATA output pin is tri-stated, regardless of the state of CE.
When the configurator has driven out all of its data and CEO is driven Low, the device tri-states
the DATA pin to avoid contention with other configurators. Upon power-up, the address counter
is automatically reset.
Config. Page
Select
Power-on
Reset
Flash
Memory
Clock/Oscillator
Logic
2-wire Serial Programming
Serial Download Logic
Control Logic
CLK
CEO(A2)
DATA
CE
RESET/OE
SER_EN
CE/WE/OE
Data
Address
READY
PAGE_EN
PAGESEL0
PAGESEL1
Reset
5
3039I­CNFG­2/05
AT17F040/080
5.
Pin Description
5.1
DATA
(1)
Three-state DATA output for configuration. Open-collector bi-directional pin for programming.
5.2
CLK
(1)
Clock input. Used to increment the internal address and bit counter for reading and
programming.
5.3
PAGE_EN
(2)
Input used to enable page download mode. When PAGE_EN is high the configuration download
address space is partitioned into 4 equal pages. This gives users the ability to easily store and
retrieve multiple configuration bitstreams from a single configuration device. This input works in
conjunction with the PAGESEL inputs. PAGE_EN must be remain low if paging is not desired.
When SER_EN is Low (ISP mode) this pin has no effect.
Notes:
1. This pin has an internal 20 K
pull-up resistor.
2. This pin has an internal 30 K
pull-down resistor.
Table 5-1.
Pin Description
Name
I/O
AT17F040
AT17F080
8
LAP
20
PLCC
20 PLCC
(Virtex)
8
LAP
20
PLCC
44
PLCC
44
TQFP
DATA
I/O
1
2
1
1
2
2
40
CLK
I
2
4
3
2
4
5
43
PAGE_EN
I
­
16
­
­
16
1
39
PAGESEL0
I
­
11
­
­
11
20
14
PAGESEL1
I
­
7
­
­
7
25
19
RESET/
OE
I
3
6
8
3
6
19
13
CE
I
4
8
10
4
8
21
15
GND
­
5
10
11
5
10
24
18
CEO
O
6
14
13
6
14
27
21
A2
I
READY
O
­
15
15
­
15
29
23
SER_EN
I
7
17
18
7
17
41
35
V
CC
­
8
20
20
8
20
44
38
© 2018 • ICSheet
Contact form
Main page